
**This is a preliminary schedule. Please check back for any updates.**
SystemX Alliance 2025 Spring Workshop
Thursday, May 22, 2025
Stanford Alumni Center, McCaw Hall
Theme: Designing Chips for AI with AI
This workshop discusses the dual facets of semiconductor chip design for AI applications as well as leveraging AI methodologies in the chip design process itself. We will delve into the architectural advancements and technical nuances of designing semiconductor chips optimized for AI workloads and we will also address the innovative use of AI techniques in the semiconductor design process by demonstrating how AI can enhance design efficiency, accuracy, and speed.
Attendees will gain a deeper understanding of the symbiotic relationship between AI and semiconductor design, along with actionable insights for future developments in the field.
Thursday, May 22, 2025 Room: McCaw Hall |
||||
---|---|---|---|---|
9:00 | Welcome and Introduction | Dr. Ivo Bolsens, SystemX Executive Director |
||
9:15 | AI/ML at the Forefront of Semiconductor Evolution: Enhancing Design, Efficiency, and Performance | Fergus Casey, Synopsys |
||
10:00 | ABCD: New G-QED Verification Unlocks AI-Boosted Chip Design | Prof. Subhasish Mitra, Stanford (EE, CS) |
||
10:45 | Student Posters - Quickfire Presentations (Titles TBD) | 30 minutes | ||
11:15 | Break + Student Posters | 15 minutes | ||
11:30 | FPGA architecture and AI/ML in FPGA-CAD tools | Amit Gupta, AMD |
||
12:15 | Voyager: A High-Level Synthesis Based Framework for Design Space Exploration and Generation of Neural Network Accelerators | Prof. Priyanka Raina, Stanford (EE, CS) |
||
1:00 | Lunch + Student Poster Session | 45 minutes | ||
1:45 | Harnessing Agentic AI for Chip Design: A New Era of Design Excellence | Chuck Alpert, Cadence |
||
2:30 | High Assurance Computer Architectures for/with AI | Prof. Caroline Trippel, Stanford (CS, EE) |
||
3:15 | Student Posters - Quickfire Presentations (Titles TBD) | 30 minutes | ||
3:45 | Break + Student Posters | 15 minutes | ||
2:30 | Optimizing LLM Inference with 4-bit Mixed-Format Quantization and Heterogenous Memories | Prof. Thierry Tambe, Stanford (EE, CS) |
||
3:15 | Student Poster Session Reception | 1 hour |